Login / Signup

Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools.

Christoph Thomas MullerEvangelia KasapakiRasmus Bo SorensenJens Sparsø
Published in: NORCHIP (2014)
Keyphrases
  • network on chip
  • parallel algorithm