Sign in
Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools.
Christoph Thomas Muller
Evangelia Kasapaki
Rasmus Bo Sorensen
Jens Sparsø
Published in:
NORCHIP (2014)
Keyphrases
</>
network on chip
parallel algorithm