Login / Signup
A High-speed Low-power Deep Neural Network on an FPGA based on the Nested RNS: Applied to an Object Detector.
Hiroki Nakahara
Tsutomu Sasao
Published in:
ISCAS (2018)
Keyphrases
</>
low power
high speed
power consumption
low cost
low power consumption
logic circuits
real time
object detectors