Login / Signup
An FPGA-Based Hardware Accelerator for Traffic Sign Detection.
Weijing Shi
Xin Li
Zhiyi Yu
Gary Overett
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2017)
Keyphrases
</>
field programmable gate array
hardware implementation
hardware architecture
traffic signs
embedded systems
traffic sign detection
hardware design
image processing algorithms
parallel computing
low cost
computing systems
image processing