Login / Signup
Modeling Cache Contention and Throughput of Multiprogrammed Manycore Processors.
Xi E. Chen
Tor M. Aamodt
Published in:
IEEE Trans. Computers (2012)
Keyphrases
</>
response time
embedded processors
parallel processing
hit rate
parallel algorithm
data access
parallel architectures