Handling 16 instructions per cycle in a superscalar processor.

Bernard Goossens

Published in: Future Gener. Comput. Syst. (2001)

Keyphrases

instruction set
computer architecture
instruction set architecture
multithreading
processor core
high speed
operating system
floating point
parallel processing
application specific
highly parallel
level parallelism
genetic algorithm
single chip
multiprocessor systems