Login / Signup
Exploring the use of parallel prefix adder topologies into approximate adder circuits.
Morgana Macedo
Leonardo Bandeira Soares
Bianca Silveira
Cláudio Machado Diniz
Eduardo A. C. da Costa
Published in:
ICECS (2017)
Keyphrases
</>
bit parallel
logic circuits
pattern matching
power dissipation
data flow
regular expressions
high speed
tunnel diode
low power
power consumption
logic synthesis
database
data structure
image processing
genetic algorithm
neural network
databases