FPGA optimized packet-switched NoC using split and merge primitives.

Yutian Huan André DeHon

Published in: FPT (2012)

Keyphrases

packet switched
network on chip
computer networks
routing algorithm
network simulator
multi processor
field programmable gate array
hardware implementation
real time
low cost
high speed
single chip
signal processing