Login / Signup

STT-RAM based energy-efficiency hybrid cache for CMPs.

Jianhua LiChun Jason XueYinlong Xu
Published in: VLSI-SoC (2011)
Keyphrases