An extendable global clock high-speed binary counter compatible to the FPGA CLBs.

Sarang Kazeminia Maryam Ghafoorzadeh Faeze Noruzpur

Published in: MIXDES (2017)

Keyphrases

high speed
low power
data acquisition
frame rate
high speed networks
binary data
real time
real world
genetic algorithm
clustering algorithm
multi valued