Login / Signup
A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOS.
Peter Haldi
Debopriyo Chowdhury
Patrick Reynaert
Gang Liu
Ali M. Niknejad
Published in:
IEEE J. Solid State Circuits (2008)
Keyphrases
</>
power consumption
high power
silicon on insulator
high speed
low power
low cost
cmos technology
nm technology
high density
chip design
power management
analog vlsi
energy efficiency
power distribution
data center
low voltage
power reduction
ibm power processor
real time