Login / Signup
Zeesha Mishra
Publication Activity (10 Years)
Years Active: 2020-2023
Publications (10 Years): 14
Top Topics
Hardware Implementation
Block Cipher
High Throughput
Rna Seq
Top Venues
Int. J. High Perform. Syst. Archit.
J. Inf. Secur. Appl.
Microprocess. Microsystems
OCIT
</>
Publications
</>
G. Krishna Pranav
,
Zeesha Mishra
,
Bibhudendra Acharya
,
Bijayananda Patnaik
Efficient low-area, high-frequency hardware implementations of shadow lightweight block ciphers for resource-constrained IoT devices and sensor networks.
Int. J. High Perform. Syst. Archit.
11 (4) (2023)
Kaluri Praveen Raja
,
Zeesha Mishra
,
Pulkit Singh
,
Bibhudendra Acharya
Efficient hardware implementations of lightweight Simeck Cipher for resource-constrained applications.
Integr.
88 (2023)
Nidhi Baurai
,
Zeesha Mishra
,
Bijayananda Patnaik
,
Bibhudendra Acharya
High frequency architecture of lightweight authenticated cipher ELEPHANT -160 for resource-constrained IoT applications.
OCIT
(2023)
Apeksha Kamble
,
Zeesha Mishra
,
Bibhudendra Acharya
Hardware implementations of LBlock and XXTEA lightweight block ciphers for resource-constrained IoT application.
Int. J. High Perform. Syst. Archit.
11 (3) (2023)
Aakanksha Baghel
,
Zeesha Mishra
,
Onika Parmar
,
Amit Singh Rajput
Optimised architectures of Midori block cipher for area-constrained IoT applications.
Int. J. High Perform. Syst. Archit.
11 (4) (2023)
Kaluri Praveen Raja
,
Pulkit Singh
,
Zeesha Mishra
,
Bibhudendra Acharya
Efficient area and throughput implementations of lightweight Simeck cipher for resource-constrained applications.
Int. J. Ad Hoc Ubiquitous Comput.
43 (3) (2023)
Shweta Kumari
,
Zeesha Mishra
,
Bibhudendra Acharya
Efficient hardware implementation of SIMECK lightweight block cipher.
Int. J. High Perform. Syst. Archit.
11 (3) (2023)
Shubham Mishra
,
Zeesha Mishra
,
Saroj Kumar Panigrahy
,
Bibhudendra Acharya
Multistage pipelined architectures of Piccolo cipher for high-speed IoT applications.
Int. J. High Perform. Syst. Archit.
11 (2) (2022)
Zeesha Mishra
,
Bibhudendra Acharya
High throughput novel architectures of TEA family for high speed IoT and RFID applications.
J. Inf. Secur. Appl.
61 (2021)
Zeesha Mishra
,
Bibhudendra Acharya
Efficient hardware implementation of TEA, XTEA and XXTEA lightweight ciphers for low resource IoT applications.
Int. J. High Perform. Syst. Archit.
10 (2) (2021)
Zeesha Mishra
,
Pallab Kumar Nath
,
Bibhudendra Acharya
Corrigendum to High throughput unified architecture of LEA algorithm for image encryption' Microprocessors and Microsystems Vol 78 (2020) 1-10
Microprocess. Microsystems
85 (2021)
Gandu Ramu
,
Zeesha Mishra
,
Pulkit Singh
,
Bibhudendra Acharya
Performance optimised architectures of Piccolo block cipher for low resource IoT applications.
Int. J. High Perform. Syst. Archit.
9 (1) (2020)
Zeesha Mishra
,
Pallab Kumar Nath
,
Bibhudendra Acharya
High throughput unified architecture of LEA algorithm for image encryption.
Microprocess. Microsystems
78 (2020)
Zeesha Mishra
,
Bibhudendra Acharya
High throughput and low area architectures of secure IoT algorithm for medical image encryption.
J. Inf. Secur. Appl.
53 (2020)