Login / Signup
Yilong Liao
ORCID
Publication Activity (10 Years)
Years Active: 2017-2020
Publications (10 Years): 5
Top Topics
Frequency Band
Analog To Digital Converter
Delta Sigma Modulators
Negative Feedback
Top Venues
WWIC
IEEE Trans. Circuits Syst. II Express Briefs
IEEE Trans. Very Large Scale Integr. Syst.
J. Circuits Syst. Comput.
</>
Publications
</>
Yupeng Fu
,
Lianming Li
,
Yilong Liao
,
Xuan Wang
,
Yongjian Shi
,
Dongming Wang
A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process.
IEEE Trans. Very Large Scale Integr. Syst.
28 (7) (2020)
Yilong Liao
,
Xiangning Fan
,
Zaijun Hua
MASH DDSM with Negative Feedback.
J. Circuits Syst. Comput.
28 (11) (2019)
Yilong Liao
,
Xiangning Fan
,
Zaijun Hua
Influence of LFSR Dither on the Periods of a MASH Digital Delta-Sigma Modulator.
IEEE Trans. Circuits Syst. II Express Briefs
(1) (2019)
Yilong Liao
,
Xiangning Fan
Spur-Free MASH DDSM with Eliminable Dither.
WWIC
(2017)
Xiangning Fan
,
Pengpeng Shi
,
Yilong Liao
,
Jian Tao
Spur-Free and Stable Digital Delta-Sigma Modulator via Using HK-EFM.
WWIC
(2017)