Login / Signup
Vinay Rayapati
Publication Activity (10 Years)
Years Active: 2023-2024
Publications (10 Years): 6
Top Topics
Hardware Architecture
Fpga Implementation
Dce Mri
Processing Elements
Top Venues
ISCAS
ISQED
VLSID
DSD
</>
Publications
</>
Mahati Basavaraju
,
Vinay Rayapati
,
Madhav Rao
POCO: Hardware Characterization of Activation Functions using POSIT-CORDIC Architecture.
ISCAS
(2024)
Vinay Rayapati
,
Sanampudi Gopala Krishna Reddy
,
Gandi Ajay Kumar
,
Gogireddy Ravi Kiran Reddy
,
Madhav Rao
EBACA: Efficient Bfloat16-based Activation Function Implementation Using Enhanced CORDIC Architecture.
VLSID
(2024)
Vinay Rayapati
,
Gogireddy Ravi Kiran Reddy
,
Gandi Ajay Kumar
,
Saketh Gajawada
,
Sanampudi Gopala Krishna Reddy
,
Nanditha Rao
FPGA-based Hardware Software Co-design to Accelerate Brain Tumour Segmentation.
ISCAS
(2024)
Chithambara Moorthii J
,
Vinay Rayapati
,
Nanditha Rao
,
Manan Suri
VPU-CIM: A 130nm, 33.98 TOPS/W RRAM based Compute-In-Memory Vector Co-Processor.
ISCAS
(2024)
Mahati Basavaraju
,
Vinay Rayapati
,
Madhav Rao
Exploring Hardware Activation Function Design: CORDIC Architecture in Diverse Floating Formats.
ISQED
(2024)
Vinay Rayapati
,
Mahati Basavaraju
,
Madhav Rao
High Performance and Energy Efficient AMD and BWAD Pooling Schemes Characterised for CNN Accelerators.
DSD
(2023)