Login / Signup
Vibhor Pareek
Publication Activity (10 Years)
Years Active: 2015-2015
Publications (10 Years): 0
Top Topics
High Power
Delay Insensitive
Logic Circuits
Signal Processor
Top Venues
VDAT
</>
Publications
</>
Vibhor Pareek
,
Gaurvi Goyal
Area optimized CMOS layouts of a 50 Gb/s low power 4: 1 multiplexer.
VDAT
(2015)