Login / Signup
Satinderjit Singh
Publication Activity (10 Years)
Years Active: 2017-2018
Publications (10 Years): 3
Top Topics
Nm Technology
Logic Circuits
Delay Insensitive
Single Chip
Top Venues
ISQED
ISLPED
ISCAS
</>
Publications
</>
Vivek Nautiyal
,
Gaurav Singla
,
Sagar Dwivedi
,
Satinderjit Singh
,
Ingming Chang
,
Jitendra Dasani
,
Fakhruddin Ali Bohra
Self-Timed Shaper Circuit for Wide Memories in Advanced CMOS Technologies.
ISCAS
(2018)
Vivek Nautiyal
,
Nishant Nukala
,
Fakhruddin Ali Bohra
,
Sagar Dwivedi
,
Jitendra Dasani
,
Satinderjit Singh
,
Gaurav Singla
,
Martin Kinkade
Logic-based row redundancy technique designed in 7nm FinFET technology for embedded SRAMs.
ISQED
(2018)
Vivek Nautiyal
,
Gaurav Singla
,
Satinderjit Singh
,
Fakhruddin Ali Bohra
,
Jitendra Dasani
,
Lalit Gupta
,
Sagar Dwivedi
Charge recycled low power SRAM with integrated write and read assist, for wearable electronics, designed in 7nm FinFET.
ISLPED
(2017)