Login / Signup
Sarkis Azizian
ORCID
Publication Activity (10 Years)
Years Active: 2011-2022
Publications (10 Years): 3
Top Topics
Arithmetic Operations
High Speed
Wyner Ziv
Distributed Memory Machines
Top Venues
IEICE Trans. Electron.
IEEE Trans. Circuits Syst. II Express Briefs
Int. J. Circuit Theory Appl.
IEICE Electron. Express
</>
Publications
</>
Sarkis Azizian
,
Mehdi Ehsanian
Effective extraction method for triple errors in foreground calibration of TI-ADCs.
Int. J. Circuit Theory Appl.
50 (1) (2022)
Sarkis Azizian
,
Mehdi Ehsanian
Generalized Method for Extraction of Offset, Gain, and Timing Skew Errors in Time-Interleaved ADCs.
IEEE Trans. Circuits Syst. II Express Briefs
(7) (2020)
Amir Fathi
,
Behbood Mashoufi
,
Sarkis Azizian
Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations.
IEEE Trans. Very Large Scale Integr. Syst.
28 (6) (2020)
Amir Fathi
,
Sarkis Azizian
,
Khayrollah Hadidi
,
Abdollah Khoei
A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations.
IEICE Trans. Electron.
(4) (2012)
Amir Fathi
,
Sarkis Azizian
,
Khayrollah Hadidi
,
Abdollah Khoei
Ultra High Speed Modified Booth Encoding Architecture for High Speed Parallel Accumulations.
IEICE Trans. Electron.
(4) (2012)
Amir Fathi
,
Sarkis Azizian
,
Rahim Fathi
,
Habib Ghasemizadeh Tamar
Low latency, glitch-free booth encoder-decoder for high speed multipliers.
IEICE Electron. Express
9 (16) (2012)
Amir Fathi
,
Sarkis Azizian
,
Khayrollah Hadidi
,
Abdollah Khoei
,
Amin Chegeni
CMOS implementation of a fast 4-2 compressor for parallel accumulations.
ISCAS
(2012)
Sarkis Azizian
,
Karim Fathi
,
Behbood Mashoufi
,
Fardin Derogarian
Implementation of a programmable neuron in 0.35μm CMOS process for multi-layer ANN applications.
EUROCON
(2011)