Login / Signup
Ryoji Shiota
Publication Activity (10 Years)
Years Active: 2017-2017
Publications (10 Years): 6
Top Topics
Code Length
High Speed
Fpga Technology
Hardware Architectures
Top Venues
ISPACS
ATS
</>
Publications
</>
Takashi Ida
,
Yuki Ozawa
,
Jiang Richen
,
Shotaro Sakurai
,
Seiya Takigami
,
Nobukazu Tsukiji
,
Hirotaka Arai
,
Ryoji Shiota
,
Haruo Kobayashi
Architecture of high performance successive approximation time digitizer.
ISPACS
(2017)
Shotaro Sakurai
,
Seiya Takigami
,
Takashi Ida
,
Yuki Ozawa
,
Nobukazu Tsukiji
,
Yasunori Kobori
,
Haruo Kobayashi
,
Ryoji Shiota
Study of multistage digital oscilloscope trigger circuit.
ISPACS
(2017)
Yuki Ozawa
,
Takashi Ida
,
Richen Jiang
,
Shotaro Sakurai
,
Seiya Takigami
,
Nobukazu Tsukiji
,
Ryoji Shiota
,
Haruo Kobayashi
SAR TDC Architecture with Self-Calibration Employing Trigger Circuit.
ATS
(2017)
Yuki Ozawa
,
Takuya Arafune
,
Nobukazu Tsukiji
,
Haruo Kobayashi
,
Ryoji Shiota
Study of jitter generators for high-speed I/O interface jitter tolerance testing.
ISPACS
(2017)
Yuki Ozawa
,
Takashi Ida
,
Shotaro Sakurai
,
Richen Jiang
,
Rino Takahashi
,
Haruo Kobayashi
,
Ryoji Shiota
SAR TDC architecture for one-shot timing measurement with full digital implementation.
ISPACS
(2017)
Richen Jiang
,
Gopal Adhikari
,
Yifei Sun
,
Dan Yao
,
Rino Takahashi
,
Yuki Ozawa
,
Nobukazu Tsukiji
,
Haruo Kobayashi
,
Ryoji Shiota
Gray-code input DAC architecture for clean signal generation.
ISPACS
(2017)