​
Login / Signup
Nobuhiko Sugino
Publication Activity (10 Years)
Years Active: 1999-2016
Publications (10 Years): 1
Top Topics
Image Reconstruction
Emission Computed Tomography
Sparsely Sampled
Crowd Sourcing
Top Venues
Sensors
IDCS
ICON
</>
Publications
</>
Udomchai Techavipoo
,
Denchai Worasawate
,
Wittawat Boonleelakul
,
Rachaporn Keinprasit
,
Treepop Sunpetchniyom
,
Nobuhiko Sugino
,
Pairash Thajchayapong
Toward Optimal Computation of Ultrasound Image Reconstruction Using CPU and GPU.
Sensors
16 (12) (2016)
Teerapat Sanguankotchakorn
,
Sanika K. Wijayasekara
,
Nobuhiko Sugino
A Cross-layer design approach in OLSR MANET using BER and weighted Connectivity Index.
ICON
(2013)
Teerapat Sanguankotchakorn
,
Shradha Shrestha
,
Nobuhiko Sugino
Effective Ad Hoc Social Networking on OLSR MANET Using Similarity of Interest Approach.
IDCS
(2012)
Takefumi Miyoshi
,
Nobuhiko Sugino
Fine-grain compensation method with consideration of trade-offs between computation and data transfer for power consumption.
SIGARCH Comput. Archit. News
35 (5) (2007)
Takefumi Miyoshi
,
Nobuhiko Sugino
Compiler for Architecture with Dynamic Reconfigurable Processing Unit by Use of Automatic Assignment Method of Sub-Programs Based on Their Quantitative Evaluation.
IEICE Trans. Inf. Syst.
(12) (2007)
Yuhei Kaneko
,
Nobuhiko Sugino
,
Akinori Nishihara
Memory Allocation and Code Optimization Methods for DSPs with Indexed Auto-Modification.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci.
(4) (2005)
Takefumi Miyoshi
,
Nobuhiko Sugino
Unified Phase Compiler by Use of 3-D Representation Space.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci.
(4) (2005)
Nobuhiko Sugino
,
Tomoyuki Matsuura
,
Akinori Nishihara
New graph transformation schemes in graph-based memory allocation method for an indirect addressing DSP.
ISCAS (5)
(2005)
Yuhei Kaneko
,
Nobuhiko Sugino
,
Akinori Nishihara
Memory allocation method for indirect addressing with an index register.
APCCAS (1)
(2002)
Nobuhiko Sugino
,
Harushige Funaki
,
Akinori Nishihara
Memory address allocation method for a indirect addressing DSP with consideration of modification in local computational order.
ISCAS (3)
(1999)