Login / Signup
Mehri Teimoori
Publication Activity (10 Years)
Years Active: 2016-2018
Publications (10 Years): 2
Top Topics
Logic Synthesis
Chip Design
Delay Insensitive
Level Parallelism
Top Venues
IEEE Trans. Very Large Scale Integr. Syst.
CCECE
</>
Publications
</>
Mehri Teimoori
,
Amirali Amirsoleimani
,
Arash Ahmadi
,
Majid Ahmadi
A 2M1M Crossbar Architecture: Memory.
IEEE Trans. Very Large Scale Integr. Syst.
26 (12) (2018)
Mehri Teimoori
,
Arash Ahmadi
,
Shahpour Alirezaee
,
Majid Ahmadi
A novel hybrid CMOS-memristor logic circuit using Memristor Ratioed Logic.
CCECE
(2016)