Login / Signup
Martti Voutilainen
Publication Activity (10 Years)
Years Active: 2014-2014
Publications (10 Years): 0
Top Topics
Delay Insensitive
Power Saving
Clock Gating
Gate Array
Top Venues
ISCAS
</>
Publications
</>
Tero Tikka
,
Kari Stadius
,
Jussi Ryynänen
,
Martti Voutilainen
A 1.2 - 6.4 GHz clock generator with a low-power DCO and programmable multiplier in 40-nm CMOS.
ISCAS
(2014)