Login / Signup
Edward Gebara
Publication Activity (10 Years)
Years Active: 2004-2019
Publications (10 Years): 1
Top Topics
Solar Cell
Worst Case
Detection Algorithm
Nm Technology
Top Venues
BCICTS
</>
Publications
</>
Yunyi Gong
,
Seokchul Lee
,
Hanbin Ying
,
Anup P. Omprakash
,
Edward Gebara
,
Huifang Gu
,
Charles Nicholls
,
John D. Cressler
A Broadband Logarithmic Power Detector Using 130 nm SiGe BiCMOS Technology.
BCICTS
(2019)
Soumya Chandramouli
,
Franklin Bien
,
Hyoungsoo Kim
,
Edward Gebara
,
Joy Laskar
A 10-Gb/sec unclocked current-mode logic (CML) analog decision-feedback equalizer (ADFE) in 0.18-μm CMOS.
ESSCIRC
(2007)
Hyoungsoo Kim
,
Franklin Bien
,
Youngsik Hur
,
Soumya Chandramouli
,
Jeongwon Cha
,
Edward Gebara
,
Joy Laskar
A 0.25-um BiCMOS Feed Foward Equalizer Using Active Delay Line for Backplane Communication.
ISCAS
(2007)
Franklin Bien
,
Soumya Chandramouli
,
Hyoungsoo Kim
,
Edward Gebara
,
Joy Laskar
Digitally Controlled 10-Gb/s Adjustable Delay Line for Adaptive Filter Design in standard CMOS Technology.
ISCAS
(2007)
Franklin Bien
,
Youngsik Hur
,
Moonkyun Maeng
,
Hyoungsoo Kim
,
Edward Gebara
,
Joy Laskar
A reconfigurable fully-integrated 0.18µm CMOS feed forward equalizer IC for 10-Gb/sec backplane links.
ISCAS
(2006)
Carl Chun
,
Youngsik Hur
,
Moonkyun Maeng
,
Hyoungsoo Kim
,
Soumya Chandramouli
,
Edward Gebara
,
Joy Laskar
A 0.18µm-CMOS near-end crosstalk (NEXT) noise canceller utilizing tunable active filters for 4-PAM/20Gbps throughput backplane channels.
ISCAS (5)
(2005)
Hyoungsoo Kim
,
Youngsik Hur
,
Moonkyun Maeng
,
Franklin Bien
,
Soumya Chandramouli
,
Edward Gebara
,
Joy Laskar
A Novel Clock Recovery Scheme with Improved Jitter Tolerance for PAM4 Signaling.
IWSOC
(2005)
Cattalen Pelard
,
Edward Gebara
,
Andrew J. Kim
,
Michael G. Vrazel
,
Franklin Bien
,
Youngsik Hur
,
Moonkyun Maeng
,
Soumya Chandramouli
,
Carl Chun
,
Sanjay Bajekal
,
Stephen E. Ralph
,
Bruce Schmukler
,
Vincent M. Hietala
,
Joy Laskar
Realization of multigigabit channel equalization and crosstalk cancellation integrated circuits.
IEEE J. Solid State Circuits
39 (10) (2004)