​
Login / Signup
Bo Wang
ORCID
Publication Activity (10 Years)
Years Active: 2015-2020
Publications (10 Years): 6
Top Topics
Highly Efficient
S Box
Reconfigurable Architecture
Systolic Array
Top Venues
IEEE Trans. Inf. Forensics Secur.
IEEE Trans. Circuits Syst. II Express Briefs
Sci. China Inf. Sci.
ISSCC
</>
Publications
</>
Chenchen Deng
,
Bo Wang
,
Leibo Liu
,
Min Zhu
,
Youyu Wu
,
Hui Li
,
Shouyi Yin
,
Shaojun Wei
A 60 Gb/s-Level Coarse-Grained Reconfigurable Cryptographic Processor With Less Than 1-W Power.
IEEE Trans. Circuits Syst. II Express Briefs
(2) (2020)
Jun Yang
,
Yuyao Kong
,
Zhen Wang
,
Yan Liu
,
Bo Wang
,
Shouyi Yin
,
Longxin Shi
Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation.
ISSCC
(2019)
Leibo Liu
,
Bo Wang
,
Chenchen Deng
,
Min Zhu
,
Shouyi Yin
,
Shaojun Wei
Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
37 (12) (2018)
Bo Wang
,
Leibo Liu
,
Chenchen Deng
,
Min Zhu
,
Shouyi Yin
,
Zhuoquan Zhou
,
Shaojun Wei
Exploration of Benes Network in Cryptographic Processors: A Random Infection Countermeasure for Block Ciphers Against Fault Attacks.
IEEE Trans. Inf. Forensics Secur.
12 (2) (2017)
Bo Wang
,
Leibo Liu
Dynamically reconfigurable architecture for symmetric ciphers.
Sci. China Inf. Sci.
59 (4) (2016)
Bo Wang
,
Leibo Liu
,
Chenchen Deng
,
Min Zhu
,
Shouyi Yin
,
Shaojun Wei
Against Double Fault Attacks: Injection Effort Model, Space and Time Randomization Based Countermeasures for Reconfigurable Array Architecture.
IEEE Trans. Inf. Forensics Secur.
11 (6) (2016)
Bo Wang
,
Leibo Liu
A flexible and energy-efficient reconfigurable architecture for symmetric cipher processing.
ISCAS
(2015)
Bo Wang
,
Leibo Liu
REPROC: A Dynamically Reconfigurable Architecture for Symmetric Cryptography (Abstract Only).
FPGA
(2015)