FPGA-based Hardware Classifier for Diabetic Sensorimotor Polyneuropathy Severity Assessment.

High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm.