Design of a novel low-latency parameterizable posit adder/subtractor using leading one predictor in FPGA.