search
login
Filter dates
All
Last 5 Years
Last 10 Years
2016
-
2026
Overview
Research Interests
Publication Trends
Publication Venues
Co-Authorship Network
low latency
data analysis
highly efficient
Publications
See All
Design of a novel low-latency parameterizable posit adder/subtractor using leading one predictor in FPGA.
Digit. Signal Process.
Similar Experts