Numerical Validation in Current Hardware Architectures