Login / Signup

A Method for Minimizing Clock Skew Fluctuations Caused by Interconnect Process Variations.

Susumu KobayashiFumihiro Minami
Published in: IEICE Trans. Inf. Syst. (2013)
Keyphrases