Login / Signup
A Sub-GHz CMOS SPDT Antenna Switch Employing Linearity-Enhanced Biasing Strategy for Second-Order Harmonic Reduction.
Gyeore Lee
Sein Oh
Kihyun Kim
Donggu Im
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2023)
Keyphrases
</>
high speed
frequency band
low cost
power consumption
dual band
higher order
low power
optimal strategy
reduction method
high order
fourth order
analog vlsi