Layout Level Design for Testability Strategy Applied to a CMOS Cell Library.

M. Rullán F. C. Blom Joan Oliver Carles Ferrer

Published in: DFT (1993)

Keyphrases

layout design
single chip
circuit design
high speed
artificial intelligence
computer aided
design process
user interface
case study
higher level
software architecture
engineering design
design methodology
design tools
levels of abstraction
website
real time