Login / Signup
VLSI Implementation of RISC-V MCU with a variable stage pipeline.
Mao-Hsu Yen
Cheng-Hao Tsou
Tzu-Feng Lin
Yih-Hsia Lin
Yuan-Fu Ku
Chien-Ting Kao
Published in:
ICKII (2023)
Keyphrases
</>
vlsi implementation
low power consumption
vlsi architecture
low power
low cost
power consumption
application specific
fir filters
real time
filter bank
multiscale
computationally efficient