A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18-μm CMOS PLL based on a sample-reset loop filter.

Published in: IEEE J. Solid State Circuits (2001)

Keyphrases