Login / Signup
A high-throughput HEVC deblocking filter VLSI architecture for 8k×4k application.
Wei Cheng
Yibo Fan
YanHeng Lu
Yize Jin
Xiaoyang Zeng
Published in:
ISCAS (2015)
Keyphrases
</>
high throughput
microarray
vlsi architecture
low complexity
vlsi implementation
data acquisition