Login / Signup

Performance Evaluation and ASIC Design of LDPC Decoder for IEEE802.11n.

Wahyul Amien SyafeiRyuichi YohenaHiroyuki ShimajiriTakeo YoshidaMasayuki KurosakiYuhei NagaoBaiko SaiHiroshi Ochi
Published in: CCNC (2009)
Keyphrases
  • design methodology
  • circuit design
  • image compression
  • design process
  • hardware architecture