The Case for Hard Matrix Multiplier Blocks in an FPGA.

Aman Arora Zhigang Wei Lizy K. John

Published in: FPGA (2020)

Keyphrases

hardware implementation
high speed
real time
real time image processing
rows and columns
objective function
pairwise
denoising
software implementation
parallel hardware