Login / Signup
Design of a Low Complexity and Fast Hardware Architecture for Digital Image Watermarking in FWHT Domain on FPGA.
Sudip Ghosh
Arijit Biswas
Santi P. Maity
Hafizur Rahaman
Published in:
ISED (2014)
Keyphrases
</>
hardware architecture
low complexity
hardware architectures
hardware implementation
field programmable gate array
digital image watermarking
xilinx virtex
computational complexity
motion estimation
machine learning
low cost
image processing algorithms