Login / Signup
Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage Power Optimization in CMOS VLSI Circuits.
V. Leela Rani
M. Madhavi Latha
Published in:
Circuits Syst. Signal Process. (2016)
Keyphrases
</>
vlsi circuits
low power
power consumption
power dissipation
mixed signal
high speed
low cost
optimization algorithm
power management
digital signal processing
cmos technology
chip design
optimization problems
ultra low power
computer vision