C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
High-Parallelism Hash-Merge Architecture for Accelerating Join Operation on FPGA.
Wen-Qi Wu
Meiting Xue
Qianjian Xing
Feng Yu
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2021)
Keyphrases
</>
join operations
hardware architecture
hardware implementation
join algorithms
level parallelism
efficient processing
data structure
management system
b tree
field programmable gate array
database systems
query processing
relational database systems