Transistor reordering for power minimization under delay constraint.

S. C. Prasad Kaushik Roy

Published in: ACM Trans. Design Autom. Electr. Syst. (1996)

Keyphrases

power dissipation
power consumption
low power
constrained minimization
high speed
integrated circuit
linear constraints
objective function
digital signal processing
cmos technology
constraint networks