Login / Signup
Comparing layouts with HDL models: a formal verification technique.
Timothy Kam
P. A. Subrahmanyam
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1995)
Keyphrases
</>
formal verification
model checking
data sets
complex systems
experimental data
neural network
learning algorithm
reinforcement learning
model selection
parameter estimation
symbolic model checking
automated verification