Login / Signup

Comparing layouts with HDL models: a formal verification technique.

Timothy KamP. A. Subrahmanyam
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1995)
Keyphrases