Login / Signup

28.3 A 125MHz-BW 71.9dB-SNDR VCO-based CT ΔΣ ADC with segmented phase-domain ELD compensation in 16nm CMOS.

Sheng-Jui HuangNathan EganDivya KesharwaniFrank OpteyndeMichael Ashburn
Published in: ISSCC (2017)
Keyphrases