Login / Signup

A resource and timing optimized PCIe DMA architecture using FPGA internal data buffer.

Yingxiao ZhaoXin LiuJiong Yang
Published in: IEICE Electron. Express (2019)
Keyphrases