Login / Signup

A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces.

Dao-Long Chen
Published in: IEEE J. Solid State Circuits (1996)
Keyphrases