Login / Signup

A clock recovery circuit for blind equalization multi-Gbps serial data links.

Jiawen Hu
Published in: ISCAS (2006)
Keyphrases