Login / Signup
A HiperLAN II frame processor implementation.
E. P. Vasilakopoulou
George D. Papadopoulos
George E. Karastergios
Published in:
Wirel. Commun. Mob. Comput. (2003)
Keyphrases
</>
cell broadband engine architecture
implementation details
xilinx virtex
website
parallel processing
real time
neural network
artificial intelligence
search engine
high speed
hardware implementation
single chip