• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Optimized ASIC/FPGA Design Flow for Energy Efficient Network Nodes.

Hans SahmMatthias SauppeErik MarkertThomas HornUlrich HeinkelKlaus-Holger Otto
Published in: Bell Labs Tech. J. (2013)
Keyphrases