Login / Signup

Efficient implementation of multiplier-free decimation filters for ΣΔ A/D conversion.

Marco BrambillaValentino Liberali
Published in: ICECS (1998)
Keyphrases