A Power-Efficient, Low-Complexity, Memoryless Coding Scheme for Buses with Dominating Inter-Wire Capacitances.

Published in: IWSOC (2004)

Keyphrases