Partially Reconfigurable Matrix Multiplication for Area and Time Efficiency on FPGAs.

Luo Jianwen Jong Ching Chuen

Published in: DSD (2004)

Keyphrases

matrix multiplication
field programmable gate array
hardware implementation
low cost
computational complexity
three dimensional
highly efficient
smart camera