A Low-Power Packet Memory Architecture with a Latency-Aware Packet Mapping Method.

Hyuk-Jun Lee Seung-Chul Kim Eui-Young Chung

Published in: IEICE Trans. Inf. Syst. (2013)

Keyphrases

low power
low cost
real time
high speed
power consumption
image processing
computational complexity
coding scheme
cmos technology