Login / Signup

40-Gb/s 2: 1 multiplexer and 1: 2 demultiplexer in 120-nm standard CMOS.

Daniel KehrerHans-Dieter WohlmuthHerbert KnappMartin WurzerArpad L. Scholtz
Published in: IEEE J. Solid State Circuits (2003)
Keyphrases
  • high speed
  • low power
  • cmos technology
  • multiscale
  • low cost
  • power consumption
  • neural network
  • real world
  • machine learning
  • learning algorithm
  • information systems
  • decision making
  • high resolution
  • nm technology