Login / Signup
FPGA implemented reduced Ethernet MAC.
Jozsef Suto
Stefan Oniga
Published in:
CogInfoCom (2013)
Keyphrases
</>
high speed
real time image processing
data sets
verilog hdl
database systems
low cost
signal processing
data acquisition
embedded systems
low power
single chip
fpga hardware